

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 12/21/2004

APPLICATION NO.	F	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/615,710		07/08/2003	Thomas J. Ribarich	IR-2132 (2-3	9443
2352	7590	12/21/2004		EXAM	INER
		ER GERB & SOFF	ALEMU, EPHREM		
1180 AVEN NEW YORK		HE AMERICAS		ART UNIT	PAPER NUMBER
	,			2821	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/615,710	RIBARICH, THOMAS J.	
Office Action Summary	Examiner	Art Unit	
	Ephrem Alemu	2821	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	e correspondence address	
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR of after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a recommunication of the period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply be eply within the statutory minimum of thirty (30) of d will apply and will expire SIX (6) MONTHS fr tte, cause the application to become ABANDO	timely filed days will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).	
Status			
 Responsive to communication(s) filed on <u>03</u> This action is FINAL. 2b) Th Since this application is in condition for allow closed in accordance with the practice under 	is action is non-final. ance except for formal matters, p		
Disposition of Claims			
4) ☐ Claim(s) 1-14 is/are pending in the application 4a) Of the above claim(s) is/are withdreds 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-14 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and application Papers	awn from consideration.		
Application Papers			
9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) according a constant may not request that any objection to the Replacement drawing sheet(s) including the correct of the second sheet of the second sh	ccepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents. 2. Certified copies of the priority documents. 3. Copies of the certified copies of the priority application from the International Bure. * See the attached detailed Office action for a list	nts have been received nts have been received in Applic onty documents have been rece au (PCT Rule 17.2(a)).	ation No ived in this National Stage	
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 11-03-04. 	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:		

Application/Control Number: 10/615,710

Art Unit: 2821

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Lesea (US 5,315,214).

Re claims 1-7, 11 and 12, Lesea discloses an integrated circuit for an electronic ballast control, comprising:

integrated circuit including half-bridge control circuitry (i.e., chip 50, 106, 300); ballast control circuitry; and power factor control circuitry for driving a power half-bridge (i.e., MOSFETs 52, 54, 112, 110) and operating a load (i.e. lamp) as claimed in claims 1-7 and 11-12 (Figs. 1-4; Col. 3, lines 7-45; Col. 4, lines 21-48; Col. 5, line 50- Col. 7, line 33).

Re claim 10, Wilhelm discloses a control circuit for controlling an electronic ballast for powering a lamp (Figs. 1-4), the control circuit having a plurality of states, comprising:

an undervoltage control state for disabling the electronic ballast; a preheat control state for switching a half-bridge in the electronic ballast at a first frequency and providing power factor correction with a fast response time; an ignition ramp control state for starting the lamp connected to the electronic ballast, with the half-bridge switching at a second frequency; a run control state with the power factor correction operating in low gain with optimized power factor

Application/Control Number: 10/615,710

Art Unit: 2821

correction; and a fault control state for protecting the electronic ballast based on a set of fault criteria (Figs. 1-4; Col. 3, lines 7-45; Col. 4, lines 21-48; Col. 5, line 50- Col. 7, line 33).

Re claims 8 and 9, given Lesea control circuit having a plurality of states as for controlling an electronic ballast as discussed in claim 10, the method for controlling an electronic ballast as claimed in claims 8 and 9 is inevitable (Figs. 1-4; Col. 3, lines 7-45; Col. 4, lines 21-48; Col. 5, line 50- Col. 7, line 33).

Re claim 14, Lesea discloses a single chip integrated ballast control (Fig. 2), comprising: a half bridge driver circuit and a control circuit (i.e., chip 50, 106, 300) for controlling and driving a half bridge switch (i.e., MOSFETs 52, 54, 112, 110) configuration (Figs. 1-4; Col. 4, line 49- Col. 5, line 8); and

a power factor correction circuit (i.e., chip 50, 106, 300) including power factor correction circuit) coupled to the control circuit (i.e., coupled within chip 50) and operable to control input power to improve a ballast power factor (Figs. 1-4; Col. 3, lines 7-45; Col. 4, lines 21-48; Col. 5, line 50- Col. 7, line 33).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ephrem Alemu whose telephone number is (571) 272-1818. The examiner can normally be reached on M-F Flex hours.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don K Wong can be reached on (571) 272-1834. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/615,710

Art Unit: 2821

Page 4

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EA

12-08-04